



100




Figure 1




Figure 2




Figure 3A




Figure 3B

400




Figure 4




Figure 5A



The diagram shows a differential amplifier circuit, labeled 690, enclosed in a dashed box. The circuit is powered by VDD at the top and VSS at the bottom. The input stage consists of two NMOS transistors, INP and INN, whose sources are connected to VSS. Their gates are connected to a common bias voltage VB. The drains of INP and INN are connected to a current mirror load. This load is formed by two PMOS transistors, REFP and REFN, whose sources are also connected to VSS. The gates of REFP and REFN are connected to each other and to a bias voltage VB. The drain of REFP is connected to VDD through a resistor R1, and its output is labeled BCOUTR. The drain of REFN is connected to VDD through a resistor R2, and its output is labeled BCOUTL. A dashed line separates the input stage (INP, INN) from the current mirror load (REFP, REFN).

Figure 6